

Formally verifying exceptions in low-level code with Separation Logic

Marco Paviotti and Jesper Bengtson
IT University of Copenhagen

22nd October
Nordic Workshop on Programming Theory (NWPT)
Reykjavik, Iceland

Verification of low-level code


- Hand-crafted code often found in security-critical places (e.g. kernels)
- Mechanically verifying low-level, unstructured code is crucial
- Categorical models have successfully inspired separation logic
 - higher-order and shared memory concurrency (iCAP, Svendsen and Birkedal)
 - for verification of low-level code (Jensen, Kennedy and Benton)
- Kernels make heavy use of exceptions/interrupts
- There is no nice logic/model accounting for these behaviours

Interrupts

When an interrupt fires the CPU:


- looks up the address of the handler in the IDT table
- Stores the return address on the top of the stack
- Jumps to the handler

It is the handler responsibility to restore the state and return from the interrupt



Motivating Example

```
mov ESI, info; ←  
mov EDI, [ESI]; ←  
mov [EDI], 0; ←  
add EDI, 4; ←  
mov [ESI], EDI. ←
```





Motivating Example

```
mov ESI, info;  
mov EDI, [ESI];  
mov [EDI], 0;  
add EDI, 4;  
mov [ESI], EDI.
```



!!



Our contributions

We rely on an existing Coq formalisation of the assembly
x86[1,2]

- Semantics and instruction rules for exceptions
- We prove their use by verifying the memory allocator example

¹Andrew Kennedy, Nick Benton, Jonas Braband Jensen, and Pierre-Evariste Dagand. Coq: the world's best macro assembler? In PPDP 2013.

²J. B. Jensen, N. Benton, and A. J. Kennedy. High-level separation logic for low-level code. POPL 2013

Goals and Related work

- First step towards asynchronous interrupts and thus Verification of Device Drivers and Schedulers (Concurrency)
- Our end is similar to Feng et al.'s[1], but
 - here we don't rely on abstractions
 - Want: a nice model


¹X. Feng, Z. Shao, Y. Guo, Y. Dong. Certifying Low-Level Programs with Hardware Interrupts and Preemptive Threads

Coq and assembly

- Code is data
- Unstructured assembly code
- Memory : $\text{list } 32 \text{ bool} \rightarrow \text{list } 32 \text{ bool}$
- Using notation can write assembly code in Coq

```
Definition allocImp infoBlock : program :=  
  MOV ESI, infoBlock;;  
  MOV EDI, [ESI];;  
  MOV [EDI], ((#0):DWORD) ;;  
  ADD EDI, (ConstSrc #4) ;;  
  MOV [ESI], EDI.
```


Higher-Order Separation Logic for low-level code^[1]



$$\vdash (\text{safe} \otimes \text{EIP} \mapsto j \star Q) \rightarrow (\text{safe} \otimes \text{EIP} \mapsto i \star P) \oslash i..j \mapsto c$$

Meaning

“If the code is safe to run from Q (When I cross a code block), then it is safe to run from the state P ”

¹J. B. Jensen, N. Benton, and A. J. Kennedy. High-level separation logic for low-level code. POPL 2013

Loop example

It is safe to sit in a tight loop forever:

$$\vdash (\text{safe} \otimes \text{EIP} \mapsto i) \oslash i \mapsto \text{JMP } i$$

Proof.


It suffices to show that

if the loop is safe for $k-1$ steps (“later”) then it is safe for k steps (“now”)


$$\frac{\triangleright \text{safe} \otimes \text{EIP} \mapsto i \oslash i \mapsto \text{JMP } i \vdash \text{safe} \otimes \text{EIP} \mapsto i \oslash i \mapsto \text{JMP } i}{\vdash \text{safe} \otimes \text{EIP} \mapsto i \oslash i \mapsto \text{JMP } i}$$

The “later” modality is due to [Nakano, 2000]

Rule format



$i..j \mapsto \text{mov}[r_1], r_2$




Exceptions: mov as jumps

$$\left\{ \text{safe} \otimes (\text{EIP} \mapsto i^* \text{ ESP } \boxed{\text{ptr}} \quad \boxed{?}) \right\}$$

$$i..j \mapsto \text{mov}[r_1], r_2$$


$$\triangleright \left\{ \text{safe} \otimes (\text{EIP} \mapsto \text{fail}^* \text{ ESP } \boxed{\text{ptr}} \quad \boxed{i}) \right\}$$

Invariant





- The IDT is present in the memory,
- The record to the GPE links to the *fail* address

Memory allocator




```


mov ESI, info;
mov EDI, [ESI];
mov [EDI], 0;
add EDI, 4;
mov [ESI], EDI.
    
```



Invariant



Correctness of the Allocator



Coq code

```

Definition allocSpec (fail sp spval: DWORD) inv code :=
  Forall i:DWORD, Forall j: DWORD, (((
    safe @ (EIP ~ fail ** EDI? ** INTL~#(1) ** ESP ~ (sp -# 4) ** Exists ix : DWORD, (sp -# 4) -- sp:-> ix) /\
    safe @ (EIP ~ j ** INTL~#(0) ** ESP ~ sp ** (sp -# 4) -- sp :-> spval ** Exists p, EDI ~ p +# 4 ** Exists unk:DWORD, p -- (p +# 4) :-> unk))
  -->>
  safe @ (EIP ~ i ** INTL ~ #(0) ** EDI? ** ESP ~ sp ** (sp -# 4) -- sp :-> spval)) @ (ESI? ** inv))
  <@ (i -- j :-> code).
  
```

Conclusions

- We extended Jensen et al.'s formalisation to cover programs with exceptions
- The logic is robust: we didn't need a new model/logic
- I didn't have time for showing: a lot of Coq code

What do we do next?

- Are interrupts effects or threads?
- Concurrency as a primitive (CSL/Shared memory)

Thanks!